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[57] ABSTRACT
A method and apparatus is disclosed for synchroniza-
tion of a received PCM communications signal, with-
out requiring a separate synchronization channel, by
digital correlation of the received signal with a refer-
ence signal, first with its unmodulated subcarrier and
then with a "bit sync" code modulated subcarrier,
where the code sequence length is equal in duration to
each data bit. The received signal includes a prefix
consisting of a period of unmodulated subcarrier fol-
lowed by a period of "bit sync" code modulated sub-
carrier. The phase of the reference signal is adjusted
in accordance with the subcarrier correlation peak,
and then in accordance with the bit correlation peak.
The correlator comprises a shift register and an adder-
subtractor the function of which is controlled by first
the unmodulated reference signal, and then the "bit
sync" code modulated reference signal. Once subcar-
rier and bit synchronization are achieved, data detec-
tion is initiated. To increase the center of the pass-
band of the subcarrier, two "bit sync" code modula-
tions may be provided, the first with a high frequency
"bit sync" code which repeats a fixed number of times
per data bit cycle for preliminary synchronization.
Following that, the period of regular "bit sync" code
modulation is employed for bit synchronization.
8 Claims, 20 Drawing Figures
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METHOD AND APPARATUS FOR A SINGLE
CHANNEL DIGITAL COMMUNICATIONS SYSTEM
This is a division of application, Ser. No. 70,967, filed
Sept. 11, 1970 and now U.S. Pat. No. 3,701,874. 5
ORIGIN OF THE INVENTION
The invention described herein was made in the per-
formance of work under a NASA contract and is sub-
ject to the provisions of section 305 of the National 10
Aeronautics and Space Act of 1958, Public Law
85-568 (72 Stat. 435; 42 USC 2457).
BACKGROUND OF THE INVENTION
This invention relates to a technique for synchroniz-
ing a received pulse code modulation (PCM) commu-
nications signal, without requiring a separate synchro-
nization channel, by digital correlation of the received
signal with its expected form, first with the subcarrier
and then with data bits, and further relates to a correla-
tor for implementing the technique comprising an add-
er-subtractor and a shift register.
In a PCM communications system, it is necessary to
synchronize data detection with the bits of data trans-
mission. Accordingly, the receiver must include a sub-
system which transforms the received signal and noise
into a noise-free, clocked PCM bit stream.
The fundamental problem in a PCM communications
system is to synchronize the transmitter and receiver,
i.e., to provide the necessary timing to a synchronous
"matched filter" in the receiver for optimum detection
of data bits. In the past, this synchronization problem
has sometimes been solved by the transmission of syn-
chronizing information in parallel with the data.
Separate transmission of the synchronizing informa-
tion requires that the transmitter power be diverted,
i.e., the modulation power be shared between the data
signal and the synchronizing signal. In order to maxi-
mize the power allocated to the data, methods of gener-
ating a synchronization signal from the data alone are
required. Such methods have been successfully devel-
oped and widely used in ground equipment. These
techniques vary widely in design, capability and perfor-
mance.
A bit synchronization system used for ground teleme-
try demodulation during the Mariner Mars space flight
in 1969 was implemented partially with hardware and
partially with computer processing. The results
achieved were within about 98 percent efficiency or
0.1 dB of the theoretical performance of a perfectly
synchronized matched filter. While such performance
is highly desirable, the complexity required has put syn-
chronizers for use aboard the spacecraft beyond con-
sideration at the present time.
What is required for PCM communications in gen-
eral, and in spacecraft particularly, is a simple tech-
nique for generating synchronization from transmitted
data alone. While simple analog techniques may be
readily designed which can be easily implemented, reli-
ability and accuracy are lacking in analog components.
The generally agreed advantage of digital components
as regards to reliability, accuracy and flexibility may be
achieved by substituting digital components for the an-
alog components, but the result is not the most efficient
as regard to use of space and electrical power because
blindly replacing the analog components with digital
components does not take advantage of the unique
15
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properties of the latter, especially the medium scale
and large scale integrated circuit functional blocks
which have recently become available in large produc-
tion quantities.
OBJECTS AND SUMMARY OF THE INVENTION
An object of this invention is to provide a method
and apparatus for generating synchronization informa-
tion from only the data signal received in a PCM com-
munication system.
Another object is to provide a digital correlator
which requires a minimum of space and electrical
power without sacrificing advantages of reliability, ac-
curacy and flexibility inherent in digital components.
In accordance with the present invention, a received
signal consisting of a subcarrier modulated by data bits
includes a prefix consisting of N bit times of unmodu-
lated subcarrier followed by M bit times of "bit sync"
code modulated subcarrier. Subcarrier synchronization
is achieved in the first step by correlating the unmodu-
lated subcarrier of the prefix with a predetermined
number of different phases of a local reference signal.
That phase of the reference signal producing the great-
est correlation signal is then selected to generate lo-
cally a replica of the subcarrier. Bit synchronization is
then achieved in the second step by correlating the "bit
sync" code modulated subcarrier of the prefix with a
predetermined number of equally spaced phases of the
subcarrier synchronized, and locally generated, replica
of the "bit sync" modulated subcarrier. The phase pro-
ducing the greatest correlation signal is then selected
for the phase of the locally generated "bit sync" code
modulated signal as the bit synchronization signal used
in data detection and bit tracking correlation.
In accordance with a feature of the present invention,
all correlation is carried out with a digital correlator
comprising an adder-subtracter and a shift register in-
terconnected in the configuration of an accumulator.
The reference signal for the correlation is provided as
a square wave signal to control the addition or subtrac-
tion of new samples to an accumulated total in the shift
register. The samples are received by the adder-
subtracter through an analog-to-digital converter.
When the sign of the reference is positive, the sample
is added, and when the sign of the reference is negative,
the sample is subtracted, thereby satisfying the follow-
ing equation:
50
55
= xx'dt (1)
where F is the desired function of the digital integrator,
x represents the samples in digital form and x'
represents the reference signal equal to ±1. Equation
(1) can be written in the following form:
60
r
= I +xdt+ I -xdt}R+ JR- (2)
65
where R+is the region such that x'>Q and R—is the re-
gion such that Jc'<0. From Equation (2) it is evident
that the reference signal x' may be employed to control
the function of the adder-subtracter to add new sam-
ples when x' is positive and subtract new samples when
x' is negative.
3,766,315
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In order that a single adder-subtracter suffice for cor-
relating within different phases of the reference signal,
the phases of the reference signal are selected in se-
quence. The accumulated totals for the predetermined
number of different phase correlations are recirculated 5
through the shift register in synchronism with the selec-
tion of the phases of the reference signal.
Two additional shift registers are provided. One con-
tinually receives for temporary storage the current ac-
cumulated total out of the adder-subtractor. The other 10
is recirculated through a gating network the output of
which is continually being compared with the output of
the adder-subtracter. When the output of the adder-
subtracter exceeds the output of the gating network,
the output of the comparator actuates the gating net- '5
work to substitute the value stored in the second shift
register so that the third register continually stores the
greatest correlation value until all shift registers are
reset at the conclusion of each step of the synchroniza-
tion sequence.
The greatest correlation value continues to recircu-
late in the third register at the end of the current corre-
lation step of the synchronization sequence until the
local reference signal has been so adjusted in phase that
its correlation with the received signal is equal to that
greatest correlation value.
The novel features that are considered characteristic
of this invention are set forth with particularity in the
appended claims. The invention will best be under-
 3Q
stood from the following description when read in con-
nection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of an analog phase-lock 35
loop for signal synchronization.
FIG. 2 is a block diagram for digital correlation of a
received signal with each of a plurality of spaced phases
of a reference signal in accordance with the present in-
vention. 40
FIG. 3 is a block diagram for a digital correlator in
accordance with a preferred embodiment of the pres-
ent invention.
FIG. 4 is a waveform diagram of equally spaced pha-
ses of a subcarrier reference signal and a synthesized 45
add/subtract control signal.
FIGS. Sa and 5b illustrate continuous and discrete
correlation properties of a subcarrier signal.
FIG. 6 illustrates correlation properties of a PN code
modulated subcarrier signal. 50
FIG. 7 is a flow diagram for a method of synchroniz-
ing a PCM signal from an unattended receiver in accor-
dance with the present invention.
FIG. 8 is a diagram of a PCM signal prefix used in the
method of FIG. 7. 5S
FIGS. 9a, 9b and 9c illustrate timing diagrams for the
prefix of FIG. 8 for different conditions.
FIGS. 10a and 10* together show a block diagram of
an illustrative system for carrying out the method of
FIG. 7. For convenience the composite of FIGS. 10a
and 10* will sometimes be referred to as FIG. 10.
FIG. 11 is a waveform diagram illustrating the com-
position of a PN code modulated subcarrier modulated
with data.
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FIG. 12 is a diagram of equally spaced phases of a PN
code modulated subcarrier reference signal and a syn-
thesized add/subtract control signal.
FIG. 13 is a timing diagram illustrating the operation
of a digital threshold detector.
FIG. 14 is a logic diagram of a timing section for the
apparatus of the present invention.
FIG. 15 is a logic diagram of a function generating
section for the apparatus of the present invention.
FIG. 16 is a timing diagram of the digital correlator.
DETAILED DESCRIPTION
In order to better understand the present invention
relating to a method, apparatus and system organiza-
tion for synchronizing a single-channel, pulse-code-
modulated (PCM) communications signal, reference is
first made to a prior art analog cross-correlator in a
phase-lock loop used in space communications. Such
an analog cross-correlator is shown in FIG. 1.
An analog circuit for cross-correlation develops a sig-
nal which is a measure of correspondence between two
independent signals, one a communications signal
being received, and the other a local reference signal
generated by a voltage controlled oscillator, as shown
in FIG. 1. A mixer 10 receives the communications sig-
nal (/,) and noise (N) from a receiver 11, and produces
the product of that signal (/,+N) and a reference signal
(/r) from a voltage controlled oscillator 12.
A low pass filter 13 averages the product to produce
an output signal that is a measure of the correlation be-
tween the input signal and the reference. A low pass fil-
ter is employed to integrate the output of the mixer 10
because a simple arrangement of resistors and capaci-
tors is a convenient way of providing an RC time cons-
tant to determine the extent to which any past output
signal from the mixer contributes to the present output
signal to the voltage controlled oscillator. The filtered
output signal controls the oscillator to adjust its fre-
quency until it is in phase with the signal from the re-
ceiver, thereby synchronizing the reference signal with
the received signal.
Rather than slowly varying the phase of the reference
to find the maximum correlation, the phase could be
incremented in discrete steps, for example in 16 steps,
and a correlation performed for each of the 16 phases.
The task then is to select the phase producing the larg-
est correlation. The time required to find the phase
producing the maximum correlation is reduced consid-
erably if all 16 correlations are performed in parallel.
A comparator can be employed to select the largest
correlation. After a predetermined integration period,
the comparator is interrogated to determine which ref-
erence phase produced the largest correlation. That
phase is then chosen as the synchronizing signal for the
PCM detector. Although the short acquisition time is
advantageous, the increased hardware and power re-
quirements make such an analog implementation un-
suitable for use in space vehicles. Analog components
are less desirable for space flights for the further reason
that they do not have the accuracy and reliability of
digital components.
If the received signal is a binary waveform plus noise,
as is the case for PCM communications, the reference
signal is also a binary waveform and may be regarded
as having an amplitude of ±1. Accordingly, the com-
bined analog functions of multiplication followed by
integration may be carried out in accordance with the
present invention by addition or subtraction of samples
of the received signal according to the sign of the refer-
ence. Successive sums are then accumulated in a regis-
s
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ter to provide the integration function of Equation (2).
In that manner, a register recirculating through the
adder-subtracter functions as an accumulator to pro-
vide integration.
FIG. 2 illustrates a digital arrangement for perform-
ing sixteen correlations in parallel. The received signal
(/.+N) is applied to a single analog-to-digital converter
15 having a sample-and-hold stage at the input thereof
for sampling and converting the input signal in re-
sponse to sampling command signals from a timing sec-
tion 16 at a rate sixteen times the subcarrier frequency
of the received signal /,. In that manner the analog-to-
digital converter 15 samples and converts the input sig-
nal into digital form, such as a 4-bit number, 16 times
during one subcarrier cycle. It should be understood
that the frequency of the subcarrier is typically in the
audio region, such as 60 or 900 Hz, and is demodulated
from a communications carrier in the mega cycle range
by a standard PCM receiver.
An adder-subtracter connected to a given accumula-
tor, such as an adder-subtracter 17 connected to an ac-
cumulator 18, receives one of sixteen phases <f>0 to <£i5
of the binary reference signal fr from a reference gener-
ator 19 to cause the output from the analog-to-digital
converter to be added or subtracted according to
whether or not the sign of the phase displaced refer-
ence signal is positive or negative.
The phase <t>0 to 4>is of the reference signal /r are se-
quentially applied to the adder-subtracters by the gen-
erator 19 in synchronism with the sampling signals
from the timing section 16. Referring to the channel for
correlating the input signal with phase <£15 of the refer-
ence signal transmitted by the generator 19 to the add-
er-subtracter 17 as a plus sign (binary 0) when the
phase <t>,f signal is positive, and a negative sign (binary
1) when the phase <t>a signal is negative. The function
of the adder-subtracter 17 is controlled directly by the
sign phase <£!5 signal. When that signal is positive, the
operation carried out is addition of the output of the
analog-to-digital converter to the output of the register
18; otherwise the operation carried out is subtraction.
The sum, or difference, is then stored in the register.
The output of the adder-subtracter is stored in the
register 18 in response to a clock pulse CP, after a pre-
determined delay period introduced by the timing sec-
tion 16. The delay period is sufficient to allow the ana-
log-to-digital converter IS and adder-subtracter 17 to
settle, but short enough for the new correlated value to
be stored in the accumulator 18 before the next sample
command signal occurs. The delayed clock pulse CP is
also employed to reset the analog-to-digital convener
so that it will be ready for a new sample upon the next
occurrence of a sample command signal.
In order that each of the accumulators comprising an
adder-subtracter and register effectively see an ade-
quate representation of the input signal, the timing sec-
tion 16 produces several sample commands for each
cycle of the input waveform, such as sixteen samples
per subcarrier cycle. After a sufficient number of sam-
ples have been accumulated over a number of cycles of
the received subcarrier signal, a control signal COMP
enables a digital comparator 20 to determine which ac-
cumulator has the largest cross correlation value and to
produce an output signal at a terminal corresponding
to that accumulator. For example, if the accumulator
18 is storing the largest correlation value, an output sig-
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nal is produced at only its associated output terminal
21.
While the digital correlator of FIG. 2 has the accu-
racy and reliability inherent in digital components, six-
teen separate correlation channels obviously require
too many components for some applications, especially
for space flights and explorations. If the sixteen accu-
mulators are organized as a single bank of shift registers
in series, one shift register for each accumulated value,
a single adder-subtracter may be employed by applying
all sample command signals in sequence to the single
analog-to-digital converter and commutating the pha-
ses <J>0 to fas of the reference signal /r to the single add-
er-subtracter as shown in FIG. 3. A commutator 30 and
the 16 correlation values in the bank of registers 31 cir-
culate once per sample command.
Phase displaced reference waveforms, and the com-
mutator output for the case of sixteen samples per
cycle of an input signal, are shown in FIG. 4. The com-
mutator output for the fifth sampling sequence is illus-
trated by the last waveform. It should be understood
that the commutator 30 is shown for explanation only;
in practice, a reference waveform generator is used
which is functionally equivalent to the commutator.
Assuming a sixteen bit output from an adder-
subtracter 32 for a 4-bit output from an analog-to-
digital converter 33, a number of shift registers equal
to the number of phases being correlated would be re-
quired for the bank of shift registers 31, each having
sixteen stages. A serial comparator 34 would then re-
ceive the correlation values in sequence, each consist-
ing of sixteen bits, for the purpose of determining
which correlation value is the largest, all in response to
a control signal COMP.
To implement the accumulator with one shift register
having 256 stages for 16 correlation values in series, a
4-bit shift register could be employed at the output of
the analog-to-digital converter 33 to convert the 4-bit
parallel output into serial form. The adder-subtracter
32 would then be implemented as a serial adder-
subtracter, and the clock pulses (CP) applied to the
bank 31 of shift registers would then be multiplied by
a factor of 16 to produce clock pulses at a frequency
of 4096 times the frequency of the input signal (/,).
That will cause 16 complete shift register recirculations
to occur for each sample sequence. A timing section is
employed to generate the clock pulses and time the
generator of the reference signal (commutated out-
put).
Evidently, the number of components required to im-
plement a digital correlator using either a serial or a
parallel adder-subtracter is minimal. The accumulator
would, in either case, consist of 256 binary stages pro-
vided as a medium scale integrated circuit packaged in
a container normally used for a single small transistor.
Such medium scale integrated circuits are commer-
cially available at very modest prices.
Another major advantage of a digital correlator over
an analog correlator is the ease with which the bit rate
of the PCM communications can be changed. To
change the bit rate in an analog correlator requires the
change of many time constants and filter parameters.
In a digital correlator, only one input (low pass) filter
is required and the master clock frequency may be eas-
ily changed. The input filter is not shown in FIGS. 2 and
3, but is understood to be present to filter the input to
the analog-to-digital converter with a cutoff frequency
3,766,315
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equal to or less than the Nyquist frequency of eight
times the subcarrier signal frequency /,.
In the digital correlators of FIGS. 2 and 3, the num-
ber of samples taken of each intpu cycle may be in-
creased (while leaving the number of reference phases
the same) by merely driving the analog-to-digital con-
verter at a faster rate. In the embodiment of FIG. 3, the
commutator 30 must also be driven at a correspond-
ingly faster rate. For example, if the sampling rate is to
be doubled, then the rates of both the commutator and
the sampling command generator are doubled.
Referring to the commutator output waveform of
FIG. 4, if the sampling rate is doubled, then the portion
of the waveform shown for each of the sample se-
quence will be repeated twice in the same time period
of one cycle of the input signal. For example, that por-
tion of the waveform shown for sample number 5 will
be repeated twice in the time shown for that sample
such that the commutated output is driven through seg-
ments 0 to 15 twice; if the sample rate is increased by
a factor sixteen over the original rate, then each por-
tion of the waveform will be repeated sixteen times,
and each portion will occupy the same amount of time
as that shown for one commutator segment. As will be
seen, an analogous technique is used for implementa-
tion of the sychronizing technique to be described with
reference to FIGS. 7, 8 and 9.
The fundamental algorithm of the technique for digi-
tal correlation and synchronization is to correlate the
receiver output (/,+N) with a reference signal for a
time TV, if the largest correlation exceeds a threshold,
indicating the presence of the PCM communications
signal, the phase of the reference is adjusted to cor-
repond to the phase of the correlation peak. This pro-
cess of correlation is done at least two times; once to
establish subcarrier synchronism, and once to establish
bit synchronism. However, it may be accomplished
three times such as to first establish subcarrier synchro-
nism, next to establish symbol synchronism where the
symbol synchronism is with a pseudonoise (PN) code
modulated subcarrier, but with the rate of the PN code
equal to a number of subcarrier cycles, such as 15, and
then to establish bit synchronism with the subcarrier
modulated with the PN code at a rate of one PN bit per
subcarrier cycle.
While subcarrier and bit synchronism correlations
could -be done simultaneously, it is preferred to do
them in sequence in order to use the same components
for both correlations by simply controlling the rate at
which the reference commutator and sampling signla
generator are driven. Considering only the two step
technique for subcarrier and bit synchronism, and as-
suming 15 subcarrier cycles per data bit,-the minimum
correlation time Tc is set equal to five data bit times to
make threshold tests reliable. Therefore, the minimum
time required for subcarrier and bit correlation in se-
quence is 10 bit times. However, as will be seen, a mini-
mum of 15 bit times is allowed for each of the subcar-
rier and bit correlations.
During subcarrier correlation, the digital correlator
locates a peak point on the correlation curve shown in
FIG. Sa. Since the data are sampled, only the sixteen
points shown in FIG. Sb are actually computated by the
digital correlator, and the correlation curve seen by the
system is the staircase function of FIG. Sb. To produce
the 16 correlation points, the input waveform is sam-
pled sixteen times per subcarrier cycle, and correlated
with sixteen reference phases <f>0 to <t>n, displaced with
respect to each other by increments of one sample pe-
riod. In other words the sixteen reference phases are
equally spaced phases of the reference signal fr and of
5 the same frequency as the subcarrier frequency. From
FIG. Sb it is evident that in this sampled-signal correla-
tion technique, the phase correlation is limited to ±M>of
a sample period.
During bit correlation, the digital correlator attempts
10 to locate the peak points of a correlation curve while
a code modulated signal is being received. The code
can be any constant pattern of binary digits, referred to
hereinbefore as a "bit sync" code such as a simple two
bit code of 01, a Barker code, or a pseudonoise (PN)
IS code, having a period equal to a data bit. In this illustra-
tive example, 'the code selected is a PN code 15 bits
long. A correlation curve for the PN modulated subcar-
rier is shown in FIG. 6. Only fifteen discrete points are
actually computed one for each of 15 equally spaced
20 phases of the PN modulated reference.
The PN code modulates the subcarrier at a rate of
one PN bit per subcarrier cycle, and the duration of a
data bit is defined to be 15 subcarrier cycles. After ac-
quiring subcarrier synchronism, the system computes
25 bit correlation values by correlating the PN modulated
subcarrier received with 15 phases of the PN code
modulated reference spaced one subcarrier cycle
apart. Bit synchronism is then achieved by adjusting the
phase of the PN code which produces the peak value
30
 of the curve shown in FIG. 6.
As noted hereinbefore, these subcarrier and bit cor-
relations are formed in sequence in accordance with
the preferred embodiment of the present invention, as
shown by the basic flow diagram of FIG. 7. During the
35
 first step, the system simultaneously correlates sixteen
phases of the subcarrier reference with the incoming
signal for 5 data bit times (5TB). If at the end of this
time the largest correlation value exceeds a preset
threshold, the system advances to the second step. If
the threshold is not exceeded, the first step is contin-
ued, i.e., the subcarrier correlation process is contin-
ued.
In the second step, the correlation against the subcar-
rier reference phases is repeated for reasons which will
become apparent from the description to follow, and
the threshold is again checked. If the threshold is again
. exceeded, step 3 is initiated.
In step.3, the reference phase having the largest cor-
relation value in step 2 is selected as the best subcarrier
phase estimate. The locally generated reference signal
is then advanced to the indicated phase and locked.
Once that is accomplished, step 4 is initiated. That step
consists of merely waiting 10 bit periods for reasons to
be described hereinafter. Once that waiting period has
expired, step 5 is automatically initiated.
In step 5, bit correlations with 15 phases of the PN
modulated subcarrier reference are correlated with the
PN modulated incoming signals for 5 data bit periods.
60 The signal PN code is synchronous in a preset way with
data bits of the PCM communications message to fol-
low. Thus, once threshold is again exceeded, bit syn-
chronism is achieved by adjusting the PN code modu-
lated subcarrier reference to that phase which has the
65 largest correlation value. That is done in step 6 to pro-
vide a locally generated and synchronized PN code
modulated subcarrier reference for data detection by
correlation of the data and PN modulated subcarrier
50
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signal thereafter received. However, other data detec- subcarrier prefix. Consequently, there may be correla-
tion techniques can be used, and the synchronized PN tion during step 1 for which the prefix is only partially
code modulated subcarrier reference can be used to present. If this first correlation does not exceed the
generate data bit synchronizing pulses for processing threshold, step 1 must be repeated, and a situation such
the detected data. 5 as that shown in FIGS. 9a and 9b will exist. To allow for
Once bit synchronism is thus established, step 7 is successful completion of steps 1 and 2 in this case, 10
inititated. That step consists of waiting for the start of more bit times of unmodulated subcarrier will be re-
the next data bit period. Following that, step 8 is initi- quired after the successful step 1 correlation is com-
ated. pleted. As a conservative worst-case design, it may be
All synchronization is complete when step 8 is initi- 10 assumed that the prefix is present during all of the un-
ated for the PCM communications system to begin de- successful correlation. This would require a total of 15
tection of data bits by correlation of the input signal bit times of unmodulated subcarrier if both steps 1 and
with the synchronized reference signal. A "word-start" 2 are to be completed. Consequently, 15 bit times of
code may precede the actual message. For purposes of unmodulated subcarrier are allowed for the prefix,
understanding the present invention, it is sufficient to 15 The converse situation occurs if the step 1 correla-
know that such a "word-start" code consists of a prede- tion is successsful even though the prefix is only par-
termined pattern of bits which are recognized in the tially present. This condition is shown in FIG. 9b. In
data communications system downstream from the dig- such a case, steps 1 and 2 have more than ample time
ital correlator. for completion, but the timing of the PN correlation in
Detection of data bits by correlation is accomplished 20 step 5 becomes critical. If the step 1 correlation were
simply by performing the same digital correlations de- to be completed very early in the prefix period, it may
scribed with reference to FIGS. 2 and 3. However, only be possible for the system to enter step 5 before the PN
the in-phase correlation is of concern. This in-phase code modulated portion of the prefix arrives. This situ-
correlation is an approximation to the output of a ation is prevented by step 4 which introduces a 10-bit
matched filter, which is known to be the optimum de- 25 waiting period. As a very conservative worst-case de-
tector, sign, it may be assumed that the step 1 correlation is
In step 8, two other functions are performed in addi- completed at the very beginning of the prefix. In this
tion to data detection. Once is the monitoring of signal case the required waiting period would have to be 10
presence. The monitor forms the sum of the magni- bits, which is the time allotted to step 4.
tudes of 5 data bit correlations and compares this sum 30 FIG. 9b also points out the reason for existence of
to a threshold. If the threshold is not exceeded, the sys- step 2; if step 1 correlations were to be successful with
tern returns to the first step. This is desirable in order only partial presence of the prefix, the resulting corre-
to detect the end of a transmission and prepare for re- lation values would likely be very bad estimates of the
ceiving a subsequent transmission. subcarrier phase. The existance of step 2 guarantees
The other function performed in step 8 is phase (or 35 that the prefix will be present over the entire phase de-
frequency) tracking. This is desirable to compensate termining correlation period.
for small frequency offsets due to doppler shifts and os- Referring again to FIG. 9a, it may be seen that if
cillator instabilities. Tracking is accomplished by form- worst-case conditions were to prevail in that situation,
ing a sum of samples taken across the known transition the 10-bit waiting period of step 4 will consume 10 bits
(zero crossover) of the correlation function. The sum 40 of PN modulated subcarrier. In such a case, 15 bits of
is compared to zero at the end of one bit time of accu- ' the PN modulated subcarrier would be needed to suc-
mulation, and the sign of the sum determines the direc- cessfully complete step 5. To allow for this eventuality
tion the phase of the clock must be shifted. The clock 15 bit times of the prefix are allotted to PN modulated
phase is shifted a fixed discrete amount in either direc- subcarrier. Thus, with the prefix signal as shown dia-
tion. gramatically in FIG. 8 the correlation system should be
Although step 8 has been included in the flow dia- able to successfully acquire subcarrier and bit synchro-
gram of FIG. 7 to provide a description of the operation nism. However, it should be noted that step 5, including
of complete PCM communications system embodying the small amount of time allotted for step 6, which like
the present invention, it should be appreciated that the step 3 is not shown in FIG. 9a because it consumes a
present invention is embodied in the first six steps. . negligible amount of time, may be completed at any
The technique thus far described with reference to point during an actual transmitted data bit period since
FIG. 7 cannot succeed unless the proper signal compo- the initial phase offset is random. Even though synchro-
nent is present during each of the correlation steps 1, nism has been established, it would be necessary for the
2 and 5. Specifically, during steps 1 and 2 unmodulated correlation system to wait until the start of the next bit
subcarrier must be present, and during step 5 subcar- period before it begins to detect data. This is the pur-
rier modulated by the PN code must be present. To pose of step 7 as shown in FIG. 9 c. After step 7, the
meet these requirements, the prefix shown in FIG. 8 is system is ready to detect data in step 8.
sent before each message. The signal format is bi-phase Upon entering step 8, unused bits of PN modulated
modulation of a carrier with a binary (square-wave) ,- subcarrier may remain, as shown in FIG. 9c. In order
subcarrier. One data bit period consists of 15 subcar- to avoid an additional waiting period before entering
rier cycles for any given bit rate, and the PN code used step 8, it is desirable to encode the binary data by mod-
for bit synchronization is 15 bits long. ulating the subcarrier with not only the data bits but
In designing this prefix signal, worst-case conditions also the PN bits. In this way the correlation system may
must be the prime consideration. When the communi-
 6- enter step 8 immediately, and unused bit times of the
cations system is initially in step 1, it has no synchroniz- PN prefix will be decoded as a string of data bit zeros
ing information and may begin to correlate at any arbi- preceding the actual message. An alternative would be
trary time with respect to the transmitted unmodulated to have the PN code modulated with a word-start code.
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When that code is detected, the system would then be
switched to a detection of data bits modulated on the
subcarrier without the PN code or any other "bit sync"
code. As noted hereinbefore, the function of detecting
the word-start code would be better left to the PCM
communications decoder, and synchronized data de-
tection would be better accomplished by correlation of
the PN code and data modulated subcarrier received
with a PN code modulated subcarrier reference.
All of the correlation functions of the flow chart illus-
trated in FIG. 7 may be performed by the basic digital
correlators of FIGS. 2 and 3 along with some straight
forward timing and control logic. However, the imple-
mentation chosen for the digital correlator in a pre-
ferred embodiment employs a single shift register hav-
ing 256 stages, as shown in FIG. lOa, instead of a bank
of 16 shift registers, each having 16 stages. Thus the
digital correlator consists of a 4-bit analog-to-digital
converter 40, a four stage recirculating shift register 41
to repeatedly convert each parallel output of the con-
verter 40 into serial form, a serial adder-subtracter 42
and a 256-bit shift register 43 which recirculates
through the serial adder-subtracter 42.
The reference phase commutator 30 of the digital
correlator illustrated in FIG. 3 is provided by a function
generator 44. During steps 1 and 2, the function gener-
ator 44 produces the commutator output waveform
shown in FIG. 4. That waveform is transmitted through
an enabled AND gate 45 and an OR gate 46 to the add-
er-subtracter 42. In all other steps, correlation is
against the subcarrier modulated by a IS-bit PN code.
Therefore, the output waveform of the function gener-
ator 44 is the commutated output of 16 phase displaced
reference waveform PN code modulated. That PN
code reference waveform is transmitted through an
AND gate 46. An inhibit terminal of the AND gate 47
is connected to the output terminal of an OR gate 48
which receives step 1 and step 2 control signals so that
only the subcarrier reference waveform is transmitted
to the AND gate 45 during the first two steps, and the
PN code reference waveform is transmitted through
the AND gate 47 at all other times. This use of control
AND gates 45 and 47 permits a simplified design of the
function generator, since the function generator may
then continually generate both the subcarrier wave-
form and the PN code waveform where the subcarrier
reference waveform is as shown for the "commutator"
output in FIG. 4, and the PN code reference waveform
is synchronized with the subcarrier reference wave-
form.
A reference to FIG. 11, which illustrates the compo-
sition of a received signal, will assist in understanding
the composition of the reference waveforms gated to
the adder-subtracter 42 during steps 1, 2 and 5. As
noted hereinbefore, a data bit period is fifteen cycles of
the subcarrier waveform shown. The PN code wave-
form selected is as shown in the second waveform. Ac-
cordingly, the PN code portion of a signal prefix is a
waveform produced by forming the exclusive-OR of
the subcarrier (SC) and the code (PN), as shown by the
SCSPN waveform. Following the PN code portion of
the prefix, the SC0PN waveform is modulated by a
data waveform by forming the exclusive-OR of the
SC© PN waveform and the data waveform to produce
the SC0PN0DATA waveform shown.
The synthesized subcarrier reference (add-subtract
control signal) produced by the function generator 44
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is then like a "commutated" subcarrier as shown in
FIG. 4 to simulate sixteen successive samples of equally
spaced phases of the locally generated subcarrier refer-
ence. The PN code reference (add-subtract control sig-
nal) is similarly produced by the function generator. A
diagram showing the development of a synthesized PN
code reference is shown in FIG. 12. The diagram is sim-
ilar in format to the diagram of FIG. 4 for the develop-
ment of the synthesized subcarrier reference except
that the sixteen equally spaced phases of the PN code
modulated subcarrire are described by PN bit numbers,
rather than by waveforms.
To understand the diagram of FIG. 12, assume that
a commutator is employed to sample each phase during
each sample period. However, it should be noted that
there are only fifteen bits in the PN code and therefore
only 15 PN code reference phases. To provide 16 phase
samples during a sample period in order to use the
same system organization for step 5 as for steps 1 and
2 where sixteen phases of the reference are effectively
provided, the first phase (f>0 is sampled twice.
As noted hereinbefore, the "commutation" rate is
not restricted to one rotary cycle per sample period.
However, in the preferred embodiment, the commuta-
tion rate is selected to be one rotary cycle per sample
period for step 5 as well as steps 1 and 2. Accordingly,
the PN code reference repeats 16 times per subcarrier
period to stimulate a commutator scanning all IS pha-
ses 16 times. This means that each of the sixteen sam-
ple periods in a subcarrier cycle are employed to up-
date each of the 16 PN code phase correlation values
in the shift register 43.
Referring again to FIG. 10, at the end of each of the
steps 1 and 2, the largest phase correlation value is
compared with a threshold value to determine whether
the largest correlation value is bigger than a threshold
value T. If not, the correlation is repeated, as noted
hereinbefore. Thus, for the transition to be made from
step 1 to step 2 and from step 2 to step 3, the accumu-
lated value of one of the sixteen phase correlations
must be larger than the selected threshold value. This
comparison is performed by a threshold detector 50
shown in FIG. lOa which performs a serial comparison
between each phase correlation value out of the adder-
subtracter 42 and the threshold value from a generator
51.
It should be noted that the threshold detector 50 op-
erates throughout the step 1 and step 2 periods. How-
ever, only the results of the comparison made during
the final (1,200th) sample period of each of the steps
is issued.
A comparator flip-flop FF, is reset at the start of each
phase word period by a PWP pulse, as shown in FIG.
106, and then, operating serially, compares the two 16
bit words (T and SU) from the threshold generator and
adder-subtracter. Comparison is done serially starting
with the least significant bit. The flip-flop FF, can
change state only if an inequality exists between corre-
sponding bits of the two numbers being compared. At
any point in time, if the SU bit is a binary while the T
bit is a binary 0, the number SU is deemed to be larger
than the number T until such time as the T bit is a bi-
nary 1 while the corresponding SU bit is a binary 0 to
reset the flip-flop FF,. At the end of the word period a
PWP puls copies the state of the flip-flop FF, into a
storage flip-flop FF2 and resets the flip-flop FF,. Ac-
cordingly, the output of the flip-flop FF2 will be true
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only if a most recent (most significant) bit 1 of the
number SU is compared with a binary 0 of the corre-
sponding number T, and all subsequent bits of the two
numbers ere equal, in which case the number SU is
considered to be larger than the threshold value T. Sys-
tem clock pulses (CP) are applied to AND gates 51 and
52 to strobe the numbers SU and T while complements
of the SU and T digits are applied to the AND gates 52
and 51 through inverters 53 and 54, respectively.
Negative numbers at the output of the adder-
subtracter are in 2's complement form. Since the com-
parator is capable of comparing only the magnitude of
positive numbers, negative SU numbers are rejected by
an AND gate 55. If the final bit of the 16-bit SU num-
ber is a binary 1, (designating a negative number), the
gate 55 will be inhibited, and the output of a delay de-
vice 56 will be a zero at the time it is strobed by a PWP
pulse at the input to the storage flip-flop FF2 or a data
subword period pulse (DWP) in a sequence control
unit 57, which is shown in FIG. lOb.
FIG. 13 is a timing diagram illustrating the operation
of the threshold detector. As noted hereinbefore, the
PWP pulse is a phase word timing pulse. As illustrated,
the SU number contains a binary 1 in the tenth clock
period while the corresponding digit of the threshold
number T is a binary 0. Accordingly, the flip-flop FFt
is set by the clock pulse and remains set until the next
PWP pulse because a binary 1 does not occur thereaf-
ter in the threshold value T for comparison with a bi-
nary 0 in the correlation value SU.
It should be noted that the threshold detector looks
at each of 16 phase correlation values in a sample pe-
riod. If more than one phase correlation value is greater
than the threshold value, then the first to occur will
cause a storage flip-flop FF2 to be set in response to a
PWP pulse. This flip-flop is thereafter not reset until a
timing pulse SAP indicates the end of a sampling pe-
riod. The first correlation value compared may not be
the largest of all 16 phase correlation values, but the
flip-flop FFj may be allowed to be set by the first phase
correlation value which exceeds the threshold value.
Once the storage flip-flop FF2 has been set, a DWP
pulse which times a data subword period will advance
the sequence control unit 57 from step 1 to step 2 or
from step 2 to step 3 if subcarrier correlation is being
carried out, and from step 5 to step 6 if bit correlation
is being carried out.
It may be that only the 16th phase correlation value
exceeds the threshold value. If so, the storage flip-flop
FF2 will not be set in time for the start of the new data
subword period marked by a pulse PWP. Therefore,
the pulse output of the delay device 56 is transmitted
through an OR gate 58 directly to the sequence control
unit 57 to permit a DWP pulse to advance the system
from the current step to the next step. If an earlier cor-
relation value exceeds the threshold value, the flip-flop
FF2 effectively stores the pulse output of the delay de-
vice 56 until the DWP pulse occurs.
The storage flip-flop FF2 is reset at the start of each
sample period, i.e., each period of correlation with 16
phases, by the sample period pulse SAP, as noted here-
inbefore. This is necessary because the input signal
contains noise, and at some point in the correlation
process, a phase correlation value could exceed the
threshold value T even though at the end of the last, or
1,200TH summation, it has dropped below the thresh-
old value T. Resetting the flip-flop FF2 causes the state
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of the SUTH signal from the OR gate 58 to be based on
the final summation value at the time the DWP pulse
is applied to the control unit 57.
The threshold generator 51 is synchronized with the
PWP pulses and may consist of a shift register storing
the threshold value T in binary form. Each PWP pulse
will store the threshold value T in parallel from a fixed
source. Thereafter, clock pulses (CP) will shift the
threshold value T into the serial comparator 50 as
shown by the timing diagram of FIG. 13. However, it
should be noted that this implementation of the thresh-
old generator 51 is described only by way of example,
and not by way of limitation.
The operation of locating the largest phase correla-
tion value during a data sub-word period is performed
by two 16-bit shift registers 61 and 62. The second shift
register 62 stores the largest value BIG, which is con-
stantly being compared to the latest phase correlation
value through a serial comparator 63 similar to the
threshold comparator 50. If a current phase correlation
value SU is greater than the value BIG, a flip-flop FF3
is set, and at the end of the phase word period, a pulse
PWP will set a storage flip-flop FF4 the output of which
then enables an AND gate 64 and disables an AND
gate 65 to allow the larger value SU which has mean-
time been stored in the shift register 61 to be routed
through an OR gate 66 for comparison with the next
phase correlation value. At the same time, that correla-
tion value being shifted out of the shift register 61 is
stored in the shift register 62.
If the next phase correlation value SU being com-
pared is not larger, the flip-flop FF4 will be reset by the
next timing pulse PWP to inhibit the AND gate 64 and
enable the AND gate 65. Thus, the flip-flop FF4 is set
true or false by each PWP pulse according to whether
the flip-flop FF3 is set true or false. At the time the flip-
flop FF4 is set, the flip-flop FF3 is reset. To facilitate im-
plementation, the flip-flop FF< is selected to be a D-
type flip-flop as shown, such that if a binary 1 is applied
to the data input D, regardless of what state the flip-
flop was in before, it will assume a state representing a
binary 1 when the pulse PWP is applied. Similarly, if
the D input is a binary 0 when the pulse PWP occurs,
it will assume a state representing a binary 0.
The control logic for the flip-flop FF3 is the same as
for the flip-flop FF^ but since it is desirable to have the
output of a comparator 63 true if the current phase cor-
relation value SU is greater than or equal to the value
BIG stored in the shift register 62, the flip-flop FF3 is
set to the true state rather than reset to the false state
by the pulse PWP at the start of each phase word pe-
riod. In that manner, the value BIG stored in the shift
register 62 must be greater than the value SU in order
for it to prevail over the value SU stored in the shift reg-
ister 61 during the next phase correlation comparison.
Although the comparator 63 operates through the
entire time of steps 1 and 2, only the largest phase cor-
relation value detected during the last (1,200th) sam-
ple period of the second step is to be used. Therefore,
operation of the comparator 63 during only this 1,200
th sample period is used. That is accomplished by al-
lowing each sample period timing pulse SAP to set a
flip-flop FF5 through an AND gate 70 to clear the regis-
ter 62 during the first phase word period of a sample
period. The next phase word period pulse to occur then
resets the flip-flop FF5 through an AND gate 71 to
allow the register 62 to operate in the manner intended.
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The AND gate 70 is inhibited by a data subword timing (FIG. 10) to time steps 1 and 2. The DWP pulses are
pulse DWP, thereby inhibiting the register 62 from also employed to time the wait period of 10-bit times
being cleared when step 3 is initiated. in step 4.
Another flip-flop FF« is employed to clear the regis- It should be noted that the clock pulse is a sharp nar-
ter 43 at the beginning of a sample period. This flip-flop 5 row pulse while the rest of the timing signals PWP,
is set by a data sub-word period pulse DWP through an SAP, SCP, DBP and DWP are square pulses. The tim-
AND gate 72, and thereafter reset by a sampling period ing signal PWP is a square wave at one-sixteenth the
pulse through an AND gate 73. While set, the flip-flop clock pulse rate and has a width equal to one serial bit
inhibits recirculation of the register 43 through an in- time of a sample period. Since the remainder of the
hibit input terminal of an And gate 74. However, dur- 10 timing pulses SAP, SCP, DBP arid DWP are formed by
ing steps 3 and 6, the clearing of the register 43 is inhib- gating PWP pulses through AND gates, they also are
ited by control signals step 3 and step 6 applied to an equal in width to one serial bit time of a sample period,
inhibit input terminal of the AND gate 72 via an OR Each of the counters is synchronous within itself, i.e.,
gate 75. The input to the adder-subtracter 42 from the transitions which occur in any of the stages within the
analog-to-digital converter 41 is also inhibited by step 15 counter occurs synchronously with the input signal to
3 and step 6 control signals applied to an inhibit input the counter. Since the input to each counter (except
terminal of an AND gate 76 via an OR gate 77. Thus the first) is gated by the PWP pulses, all are synchro-
the subcarrier and bit phase correlations merely recir- nous with the PWP pulses, and negligible delay is in-
culate during the respective steps 3 and 6. Since the sig- curred throughout the entire chain in developing the
nal DWP inhibits clearing the shift register 62, the larg- 20 various timing signals. Accordingly, each of the count-
est phase correlation is retained in the register 62 dur- ers 83, 84 and 85 is a conventional 4-bit synchronous
ing those steps. , counter. The counter 92 is also a 4-bit synchronous
The function generator 44 is synchronized by timing counter but modified to reset to zero in response to the
signals from a timing section 80 and step control signals fifteen pulse applied thereto, instead of the sixteen. The
from the sequence control section 57. The timing sec- 25 counter 97 is a 3-bit synchronous counter modified to
tion 80 is shown in FIG. 14 to be described now; and reset in response to the fifth pulse applied thereto,
the function generator 44is shown in fIG. 15 to be de- The AND gate 86 is provided with an inhibit input to
scribed hereinafter. The timing section consists of a sta- receive a retard control signal while a gate 101 con-
ble clock pulse generator 82 operating at a frequency nected to the clock pulse generator 82 is provided with
of 212 subcarrier frequency/,c. Three 4-bit counters 83, 30 an input terminal to receive an advance control signal.
84 and 85 are connected in cascade to divide the basic Those two gates are employed to advance and retard
clock rate, first by sixteen to generate phase-word pe- the phase of the reference subcarrier for phase tracking
riod (PWP) pulses which are gated through an AND in step 8. Although phase tracking is not per se a part
gate 86 and an OR gate 87 to divide again by sixteen of the present invention, it is important to note that it
in counter 84. 3^ may be readily accomplished through the use of the
The output of the counter 84 is transmitted through some digital correlator used for achieving synchroniza-
an AND gate 88 under control of PWP pulses to gener- tion during the prefix period of a message transmission,
ate sample period (SAP) pulses. Those pulses are trans- In that regard it should also be noted that many mes-
mitted through an OR gate 89 to the counter 85 which sages may follow one prefix period; the phase tracking
divides again by sixteen. The output of the counters 84 40 achieved through control of gates 86 and 101 will pre-
and 85 are applied directly to an AND gate 90, and the vent the local (reference) PN code modulated subcar-
output of the AND gate 90 is applied to an AND gate rier from drifting out of synchronization with the re-
91 'to transmit pulses to a counter 92 through an OR ceived PN code modulated subcarrier that is bi-phase
gate 93 in synchronism with PWP pulses. modulated with binary digits of data. The remaining
The counter 92 divides the SCP pulses at the output gates 102 and 103 are employed to set the phase of the
of the AND gate 91 by 15. The output of the AND gate reference subcarrier and the phase of the reference PN
90 is combined with the output of the counter 92 at an code, respectively.
AND gate 94, and the result is combined with PWP Operation of the control section 57 of FIG. lOo
pulses at an AND gate 95 to produce data bit period which implements the flow diagram of FIG. 7 will now
(DBP) pulses. The DBP pulses are then transmitted be described. When power is first turned on, flip-flops
through an AND gate 96 to a counter 97 which divides FFn through FF,9 will randomly set true and false, but
by five to produce through AND gates 98 and 99 data since the control is sequential, the system will progress
subword period (DWP) pulses. until one of the flip-flops FF12, FF,6 and FF19 is set true.
In summary, the counter 83 divides the clock pulses . The control section will then recycle to set the flip-flop
by 16 to define phase word periods during which the FF,, true, which is the starting point for the flow dia-
clock pulse CP from the generator are being applied to gram of FIG. 7.
the serial adder-subtracter 42 for 16 phase correlations To protect the control unit against the possibility of
during each phase word period. The counter 8 then di- all flip-flops being set in the false state when power is
vides by 16 to define 16 samples during each cycle of first turned on, a large AND gate 110 having eight
the subcarrier. The counter 85 divides by 16 to define input terminals connected to the false output terminals
subcarrier periods. Since there are fifteen cycles of the of the flip-flops FF12 to FF19 detects that condition and
subcarrier for each data bit, the counter 92 divides by sets the flip-flop FFU true. Once the flip-flop FFU is set
15 to define data bit periods. Since correlations is de- true, correlation of sixteen phases of the subcarrier is
sired for 5-bit times during steps 1,2 and 5, the data bit
 65 carried out for 5-bit times.
period pulses DBP are divided by five to define data Once a correlation value SU exceeds the threshold
sub-word periods. The data sub-word period pulses value from the threshold generator 51 the threshold
DWP are then employed in the control section 57 comparator 50 transmits a signal SUTH indicating that
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a phase correlation value is greater than the threshold cumulating threshold values of five data bit periods is
value. That signal SUTH enables an AND gate lllb continued. If not, the AND gate Ilia is enabled
and an AND gate 112a to allow the next data sub-word through the OR gate 109 to allow the flip-flop FFU to
period (DWP) pulse to reset the flip-flop FFU and set be set in response to the next data sub-word period
the flip-flop FF12, thereby advancing control from step 5 pulse DWP to return the control unit to step 1. All
1 to step 2. functions operate on correlation values derived from
During step 2, phases of the subcarrier are again cor- the same digital correlator employed in the first seven
related for another 5-bit times. If a signal SUTH is steps, but in a slightly different manner in order to time
again transmitted by the threshold comparator SO, an share hardware used in steps 1 to 7.
AND gate 133a is enabled and the next DWP pulse re- 10 From the foregoing description of the operation of
sets the flip-flop FF12 sets the flip-flop FF13 to advance the control unit, it may be seen that its mechanization
control to step 3. If a signal SUTH is not transmitted by is a straight forward implementation of the flow dia-
the comparator SO during step 2, an AND gate Ilia is gram of FIG. 7. Most of the transitions occur in syn-
enabled through an OR gate 109 to cause the flip-flop chronism with the DWP pulses which mark data sub-
FFu to be set while the flip-flop FF12 is reset, thereby 15 word periods. The principal exceptions are transitions
returning the control unit to step 1. from step 3 to step 4 and step 6 to step 7 since those
Once the flip-flop FF13 has been set, a step 3 signal transitions occur only after subcarrier phase and data
is transmitted to the timing unit 80 to advance the bit phase synchronization has been established,
phase of the subcarrier until a phase threshold value SU Synchronization of the phase 4>0 of the local subcar-
is equal to or greater than the largest threshold value 20 rier reference to the input subcarrier phase is accom-
(B1G) captured in the shift register 62. When that oc- plished by gating additional phase word period pulses
curs, an AND gate 1136 is enabled and the next phase PWP to the counter 85 through the AND gate 102 en-
word period (PWP) pulse resets the flip-flop FFi3 while abled by the step 3 signal generated by the flip-flop
an AND gate 1146 is enabled for the flip-flop FFU to FFi3 in the timing unit 57. Each additional PWP pulse
be set in response to the same PWP pulse, thereby ad- 25 advances the phase of the reference by one sample pe-
vancing the control unit to step 4. riod, i.e., by one-sixteenth of a subcarrier cycle. Since
Once the flip-flop FFM is set, an AND gate 115a is there are sixteen PWP pulses in one sample period, sy-
enabled to allow the next data sub-word period (DWP) chronization always takes place in less than one sample
pulse to set the flip-flop FFI5. After the flip-flop FF15 period. Once a sufficient number of PWP pulses have
has been set, the next DWP pulse resets the flip-flop 30 been gated into the counter 85 to advance the phase of
FF[4 and FFiS through AND gates 1146 and 1156. At the reference subcarrier the necessary increments of
the same time, the flip-flop FFls is set by the same DWP phase to produce synchronization with the signal sub-
pulse transmitted through an AND gate 116a to ad-- carrier, a signal SUB is transmitted by the comparator
vance the control unit to step 5. Since the flip-flop FF19 50 indicating that a current phase correlation value is
is being reset while the flip-flop FF18 is being set, the 35 greater than the largest (BIG) value captured in the
flip-flop FFj8 will remain set only for 5-bit times be- shift register 62. The SUB signal will allow the control
cause the next DWP pulse is then gated through an unit to advance to step 4, as noted hereinbefore.
AND gate 1166 to the reset terminal of the flip-flop The function of step 3 just.outlined is carried out in
FFie- the following manner. During the presence of a step 3
While the flip-flop FF18 is set, correlation of 15 pha- 4" signal, the input to the adder-subtracter 42 from the
ses of the PN code is carried out for 5-bit times. At the analog-to-digital converter 40 is inhibited by a step 3
end of that period, the flip-flop FF,7 is set through an signal applied to the inhibit input terminal of the AND
AND gate 117a if a signal SUTH is being transmitted. gate 76 through the OR gate 77 to cause the contents
If not, the AND gate Ilia is enabled through the OR of the shift register 43 to merely recirculate. Meantime,
gate 109 to cause the control unit to recycle to the first clearing of the register 62 is inhibited by a DWP pulse
step by setting the flip-flop FFU. If the flip-flop FF17 is at the inhibit input terminal of the AND gate 70. Con-
set, a step 6 signal is transmitted to the timing unit 80 sequently, the largest phase correlation value stored
to advance the phase of the PN modulated subcarrier during step 2 is captured in the shift register 62 during
until a PN phase correlation value SU is equal to or step 3.
greater than the largest correlation value (BIG) cap- A comparison between the contents of a shift register
tured in the register 62, at which time an AND gate 43 and the contents of the register 62 is made during
1176 is enabled to allow the next phase word period step 3 exactly as it was during step 2. However, no cpr-
pulse PWP to reset the flip-flop FF,7. relation value in the register 43 can be greater than the
At the same time the flip-flop FF,7 is being reset, the correlation value in the register 62 and only one will be
flip-flop FFI8 is set by the same PWP pulse through an equal to it. Therefore, the SUB term will be true only
AND gate 118 to advance the control unit to step 7 In at the end of that phase word period during which the
step 7, the control unit causes the system to simply wait largest correlation value recirculating in the register 43
for the start of the next data bit period, at which time appears at the input to the serial comparator compris-
a DBP pulse resets the flip-flop FF1B and sets the flip- ,- ing the flip-flop FF3. If the first phase correlation value
flop FFJ8 through'an AND gate 119a. (Ro) is the largest, the term SUB will become true at
The primary function of step 8 is the detection of the end of the first phase word period causing a transi-
data bits. A secondary function is phase tracking, and tion from step 3 to step 4 without any PWP pulses being
a third function is to monitor the presence of a commu- gated into the counter 85 of FIG. 14. If any other phase
nications signal by continually accumulating correla-
 65 correlation value is the largest, such as the correlation
tion values of five data bit periods and determining value RS for the third phase word period, then the term
whether the sum of those five correlation values ex- SUB will become true at the end of the fourth phase
ceeds a threshold value T. If it does, the process of ac- word period, and three PWP pulses will be gated into
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the counter 85. In that manner the number of PWP Phase tracking and monitoring of signal presence can
pulses gated into the counter 85 is equal to one less be achieved with similar digital correlators controlled
than the number of the phase word periods that the for independent operation while data is being detected,
control unit 57 is in step 3. For monitoring of signal presence, 1,200 samples of the
Operation of the control unit 57 and the timing unit 5 input signal are accumulated over sucessive 5-bit peri-
80 is the same during step 6 as step 3, except that bit ods just as in step 5. However, the process must include
synchronization is accomplished by advancing the sub- an algorithm for removing modulation in order that an
carrier counter 92 of FIG. 14 rather than the sample absolute value of correlation be obtained. If after a
counter 85. As in step 3, the maximum duration of step given 5-bit period a predetermined threshold has been
6 is one sample period. The step 6 control signal causes 10 achieved, the monitoring process starts over; otherwise
the AND gates 72 and 76 to be inhibited so that the it resets the system to step 1. Tracking is accomplished
contents of a shift register 43 will recirculate unaltered by accumulating samples at the points in tune where
for comparison with the largest correlation value (BIG) the transitions (axis crossing points) should occur over
then being stored in the shift register 42. When a phase a data bit period, and incrementing the phase of the
correlation value SU stored in the register 62 is found 15 local reference in such a direction as to drive the value
to be larger, a signal SUB is transmitted to the AND of the accumulator toward zero,
gate 117b and 118 in order for the control unit to ad- Referring now to FIG. 15, the function generator 44
vance to step 7 in response to the next PWP pulse. of FIG. 10 is implemented with a 4-bit shift register 120
As noted hereinbefore data detection, in step 8 may having: four parallel input terminals to stages A, B, C
be implemented with the same digital correlator as and D for periodically receiving the first four bits 1011
used for acquiring synchronization. The differences in of the PN code; a serial^ input for receiving the exclu-
the detail of implementation may be achieved through sive-OR function (C.D+C.D) of stages C and D
control gates responsive to a STEP 8 signal. Before de- through a logic network 121, thereby producing the PN
scribing in functional terms the technique of data de- code sequence at the output of stage A; and parallel
tection, it would be helpful to review in general terms outputs from stages A, B, C and D to a logic network
how the subcarrier and bit synchronization achieved in 122 for generating the add-subtract control signal for
accordance with the present invention permits data de- PN code correlation in step 5. The remaining compo-
tection. Referring to FIG. 11, the PN code sequence is nents are employed to control the function generator.
101111000100110, with each PN bit shown in the first
 J0 The clock pulse input CPI to the shift register is con-
waveform equal in duration to one subcarrier cycle. trolled by NAND gates 123 to 127 according to the
The exclusive-OR waveform of the subcarrier and PN logic function (SAP+SCP+step 2). PWP.CP. The prin-
code shown in the first two waveforms is then shown in cipal control term for the clock pulse input is PWP.
the third waveform. A data waveform showing a se- The system clock pulses (CP) are ANDed to narrow
quence of 01 is then shown in the fourth waveform. 35 the CPI pulses which are at the rate of the PWP pulses.
The composite data communications signal formed as The terms which are combined by gate 125 inhibit the
the exclusive-OR of the third and fourth waveforms is transmission of CPI pulses at appropriate times. During
then shown in the fifth waveform. Since the exclusive- steps 1 and 2, the step 1 and step 2 signals are ORed
OR function of the third and fourth waveforms is a bi- by NAND gates 123 and 124, and applied to the
nary 1, data detection can be achieved by correlating 40 NAND gate 125 to force the output of that gate true at
the locally generated signal SCOPN with the received all times, thereby causing CPI pulses to be applied with-
signal SC0PN0DATA once bit correlation has been out interruption at the PWP pulse rate. As the content
achieved by synchronizing the lpc_ally generated signal of the shift register recirculates through the exclusive-
SC®PN^with"th6 prefix: of_the received signal, which OR network 121, NAND gates 128 to 131 produce the
islTsIgriaTSOBPN. " , 45 add-subtract control function according to the logic
During steps 1,2 and 5, correlation is performed over function (A.C+B.D+C.D.f8.f,c), which is the desired
a period of 1,200 samples covering five data bit peri- correlation waveform representing in sequence sixteen
ods. Since data detection requires that the system be phase displaced versions of the subcarrier reference f,c
able to distinguish between a binary one of a given locally generated. During other steps 3 to 8, the control
phase and a binary zero of an. opposite phase during 50 function is according to the logic function A ffi f,c
each bit period, correlation is performed on 240 sam- implemented by an exclusive-OR logic network 132
pies during each data bit period. During the first sample and transmitted to the NAND gate 131 through a
period of each data bit period, the register is cleared, NAND gate 133 while neither step 1 nor step 2 is true,
just as at the beginning of steps 1, 2 and 5. Thereafter, It should be noted that the serial output of stage A it-
only in-phase correlation is carried out. The in-phase " self is a replica of the PN code, as are the serial outputs
correlation value R0 of interest appears at the output of stages B, C and D. The output of stage A was se-
shift register 43 during each phase-O word period. The lected for convenience in mechanizing the tracking
output of the analog-to-digital converter is only then function in step 8.J]he output of stage A is modulated
gated, as is the output of the function generator 44, to by TK to form A©/« because the PN code in the com-
the adder-subtracter. Otherwise, the digital correlator munications receiver signal is in the form of bi-phase
performs in exactly the same manner that it did in step modulated subcarrier. Thus, even during a given bit pe-
5 except that it is now operative only during each riodof the PN code, as/„. changes polarity, so does the
phase-O word period. Other phase-1 to phase-14 word add-subtract control function. Consequently, during
periods in the accumulator are not used. The add- ,, the first half-cycle of the subcarrier, when the subcar-
subtract control signal from the function generator 44 rier is low (represents a binary 0), the polarity of the
is the same as described for the phase-O word periods add-subtract function is inverted, and during the sec-
of step 5. ond half-cycle it is not.
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It may be shown that the function A.C+B.D is quite
similar to the add-subtract control function (commuta-
tor output) of FIG. 4. During sample periods 0 through
7, that function is identical. Adding the term C.D.f8./,c
corrects the function during sample periods 8 through
IS. The resulting waveform is identical to the desired
"commutator output" during steps I and 2, thereby ef-
fectively providing sixteen phase displaced subcarrier
references for correlation in sequence. However, the
process of generating the add-subtract control function
in this manner must be restarted periodically by reen-
tering the first four bits of the PN code in the shift regis-
ter once every subcarrier cycle. That is accomplished
by a J-K flip-flop FF42 which is set by a clap pulse when
the subcarrier period pulse (SCP) first become true
and reset when the phase-word period pulse (PWP) is
again true. The true output of the flip-flop FF.^  is trans-
mitted through a control NAND gate 135 and a NAND
gate 136 which performs an OR function.
During step 5, the add-subtract control function gen-
erated must also be periodically restarted, but then
only every data bit period instead of every subcarrier
period. That is accomplished by a data bit period pulse
(DBP) transmitted through a control NAND gate 137.
In addition to that parallel input control, there is a fur-
ther control on the shift register to allow for only fif-
teen samples instead of 16 samples during a phase-
word period. That is accomplished by inhibiting the
clock input to the shift register except during step 1 and
step 2. When step 1 and step 2 are not true the NAND
gate 125 is enabled to transmit a binary 0 to the AND
gate 126, thereby inhibiting a clock pulse when the
sample period pulse (SAP) is true and the subcarrier
period pulse is not true.
A timing diagram shown in FIG. 16 will summarize
operation of the system starting with the 4-bit analog-
to-digital converter 40. At least one conversion of the
input signal sample to a binary number is made during
each of 16 sampling periods (Nos. 0 to 15). A reset
pulse is applied first under control of the timing section
80. Following each reset pulse, four conversion clock
pulses are applied, one for each binary digit. Just be-
fore the next sample period, a sample period pulse
(SAP) transfers the last value in the converter to the
recirculating register 41. Assuming an in phase subcar-
rier receiver signal, the converter output will be like the
subcarrier <f>0 reference, but inverted because a positive
value is represented by a low signal level (binary 0)
while a negative value is represented by a high signal
level (binary 1).
While only one group of four conversion clock pulses
are applied during a given sample period, sixteen
groups of four shift pulses are applied to the recirculat-
ing shift register to permit the binary number represen-
tating the level of sample to be correlated with sixteen
phase displaced subcarrier references which the add-
subtract control function represents, as shown for sam-
ple period No. 7. The conversion clock pulses are ap-
plied during the phase word period No. 8. The output
of the counter 84 of the timing section 80 (FIG. 14) de-
fines the sample periods by producing SAP pulse
through AND gate 88, each SAP pulse of the width of
a PWP pulse. The phase-word periods are defined di-
rectly by the counter 83. The subcarrier period is de-
fined by the output of the counter 85 which is used to
generate SCP pulses. For step 5, the counter 92 defines
a data bit period by controlling the transmission of DBP
pulses.
Although particular embodiments of the invention
have been described and illustrated herein, it is recog-
5 nized that modifications and variations may readily
occur to those skilled in the art. For example, the se-
quence for achieving subcarrier and data bit synchroni-
zation may be expanded to provide for subcarrier syn-
chronization followed by symbol synchronization and
10 finally bit synchronization. The subcarrier synchroniza-
tion would be achieved as before using 15 bit times of
unmodulated subcarrier. Symbol synchronization
would be achieved during the next 15 bit times using a
first PN modulated subcarrier consisting of one PN
15 code repetition per data bit period. Once that is
achieved, bit synchronization may be achieved as be-
fore using a third portion of the prefix also 15 bit times
long. The advantage of this modification is that at a
data transmission rate of four bits per second, the fre-
20 quency of the subcarrier may be 225 cycles per data bit
for a subcarrier center frequency of 900 Hz, and still
have only one PN code bit synchronization. Otherwise,
with just fifteen cycles per data bit as in the particular
embodiments disclosed, the center frequency would be
25 only 60 Hz for the same bit rate of data transmission.
The higher center frequency is desired because interac-
tion with a high-pass channel is less. Consequently, it
is intended that the claims be interpreted to cover mod-
ifications and variations which may readily occur to
30
 those skilled in the art.
What is claimed is:
1. A method for synchronizing a locally generated
reference signal with a communications receiver signal
that is a subcarrier signal modulated by a fixed code of
35
 a length equal in duration to each data bit to produce
a code modulated receiver signal and further modu-
lated by data bits, one data bit modulating each code
sequence, comprising the steps of
generating a subcarrier reference signal that is a rep-
lica of said subcarrier receiver signal,
establishing subcarrier synchronism between said
subcarrier reference signal and said subcarrier re-
ceiver signal by correlating said subcarrier refer-
ence signal with said subcarrier receiver signal, and
adjusting the phase of said subcarrier reference sig-
nal relative to said subcarrier receiver signal to a
phase which produces the largest correlation value,
modulating said subcarrier reference signal with said
code to produce a code modulated reference sig-
nal, and
establishig bit synchronism between said code modu-
lated reference signal and said code modulated, re-
ceiver signal by correlating said modulated refer-
ence signal with said modulated receiver signal and
adjusting the phase of said modulated reference
signal relative to said modulated receiver signal to
a phase which produces the largest correlation
value.
2. A method for synchronizing a locally generated
reference signal with a communications receiver signal
having a subcarrier modulated by a fixed code of a
length equal in duration to each data bit, and having
successive sequences of said code modulated by a data
bit, comprising the steps of
providing a prefix to said receiver signal having a first
portion of unmodulated subcarrier receiver signal
followed by at least a second portion equal in dura-
40
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tion to an integral number of bit times, said second
portion consisting of the subcarrier receiver signal
modulated by only said fixed code,
generating a local subcarrier reference signal that is
a replica of said unmodulated subcarrier receiver
signal,
correlating a plurality of phase displaced versions of
said subcarrier reference signal with said first por-
tion of said prefix to determine which phase dis-
placed version of said reference signal produces
the largest subcarrier correlation value,
adjusting the phase of said subcarrier reference signal
relative to said unmodualted subcarrier receiver
signal to the phase of the phase displaced version
producing the largest subcarrier correlation value,
thereby producing a synchronized subcarrier refer-
ence signal,
correlating a plurality of phase displaced versions of
said subcarrier reference signal modulated by said
fixed code with said second portion of said prefix
signal to determine which phase displaced version
of said fixed code modulated subcarrier reference
signal produces the largest code correlation value,
and
adjusting the phase of said subcarrier reference signal
modulated by said fixed code relative to said sec-
ond portion of said prefix to the phase displaced
version of said code modulated reference signal
producing the largest code correlation value
whereby a phase adjusted, coded signal is provided
for detection of modulated data following said pre-
fix of said communications receiver signal.
3. The method of claim 2 wherein said plurality of
phase displaced versions of said subcarrier reference is
digitally correlated with said first portion of said prefix
by converting samples of the waveform of said first por-
tion to digital form a number of times for each cycle of
said waveform, and adding or subtracting a given sam-
ple in digital form to a number of accumulated values
corresponding to said plurality of phase displaced ver-
sions of said subcarrier reference signal according to
whether or not the signs of said plurality of phase dis-
placed versions are positive or negative, at the time of
said given sample, whereby after a number of cycles of
the waveform of said first portion, the largest accumu-
lated value produced is said largest subcarrier correla-
tion value.
4. The method of claim 3 wherein said plurality of
phase displaced versions of said code modulated refer-
ence signal are digitally correlated with said second
portion of said prefix by converting samples of the
waveform of said second portion to digital form a num-
ber of times for each subcarrier cycle of said waveform
and adding or subtracting a given sample in digital form
to a number of accumulated values corresponding to
said plurality of phase displaced versions of said code
reference signal according to whether or not the signs
of said plurality of phase displaced versions of said
code reference signal according to whether or not the
signs of said plurality of phase displaced versions of
said code modulated reference signal are positive or
negative at the time of said given sample, whereby after
a number of cycles of said waveform of said second
portion over an integral number of fixed code se-
quences, the largest accumulated value produced is
said largest correlation code value for said second por-
tion of said prefix.
10
15
20
25
35
45
50
55
60
5. Apparatus for synchronizing a locally generated
reference signal with a communications receiver signal
that is a subcarrier signal modulated by a fixed code of
a length equal in duration to each data bit and further
modulated by data bits, one data bit modulating each
fixed code sequence, comprising
means for generating a subcarrier reference signal
that is a replica of said subcarrier receiver signal,
means for correlating a plurality of phase displaced
versions of said subcarrier reference signal with
said subcarrier receiver signal to determine which
phase of said reference signal produces the largest
subcarrier correlation value,
means for adjusting the phase of said subcarrier ref-
erence signal relative to said subcarrier receiver
signal to the phase of the phase displaced version
which produces the largest subcarrier correlation
value,
means for modulating said subcarrier reference sig-
nal with said fixed code to produce a code modu-
lated reference signal after said subcarrier refer-
ence signal has been adjusted in phase relative to
said subcarrier receiver signal,
means for correlating said plurality of phase dis-
placed versions of said code modulated reference
signal with said subcarrier receiver signal modu-
lated by said fixed code to determine which phase
of said code modulated reference signal produces
the largest code correlation value, and
means for adjusting the phase of said code modulated
reference signal relative to said code modulated
subcarrier receiver signal to the same phase as the
phase displaced version of said code modulated
reference signal which produced the largest code
correlation value.
6. Apparatus for synchronizing a locally generated
reference signal with a communications receiver signal
having a subcarrier modulated with a fixed code of a
length equal in duration to each data bit, and having
successive sequences of said fixed code modulation fur-
ther modulated by data bits, said communications re-
ceiver signal also having a prefix including a first por-
tion of unmodulated subcarrier receiver signal and a
second portion equal in duration to an integral number
of bit times, said second portion consisting of the sub-
carrier receiver signal modulated by only sequences of
said fixed code, comprising
means for generating a local subcarrier reference sig-
nal that is a replica of said unmodulated subcarrier
receiver signal,
means for correlating a plurality of phase displaced
versions of said subcarrier reference signal with
said first portion of said prefix to determine which
phase displaced version of said reference signal
produces the largest subcarrier correlation value,
means for adjusting the phase of said subcarrier ref-
erence signal relate to said unmodulated subcarrier
receiver signal to the same phase as said phase dis-
placed version producing said largest subcarrier
correlation value,
means for modulating said phase adjusted subcarrier
reference signal with sequences of said fixed code
• to produce a code modulated reference signal,
means for correlating a plurality of phase displaced
versions of said code modulated reference signal
with said second portion of said prefix signal to de-
termine which phase displaced version of said code
25
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modulated reference signal produces the largest
code correlation value, and
means for adjusting the phase of said code modulated
reference signal relative to said second portion of
said communications receiver signal to the same
phase as said phase displaced version producing
said largest code correlation value, whereby a
phase adjusted code reference signal is provided
for detection of modulated data following said pre-
fix of said communications receiver signal.
7. The apparatus of claim 6 wherein said means for
correlating said plurality of phase displaced versions of
said subcarrier reference with said first portion com-
prises means for converting samples of the waveform of
said first portion to digital form a number of times for
each cycle of said waveform, and means for adding or
subtracting a given sample in digital form to a number
of accumulated values corresponding to said plurality
of phase displaced versions of said subcarrier reference
signal according to whether or not the signs of said plu-
rality of phase displaced versions are positive or nega-
tive at the times of said sample whereby, after a number
of cycles of said waveform the largest accumulated
value produced is said largest subcarrier correlation
value.
8. The apparatus of claim 7 wherein said means for
5 correlating said plurality of phase displaced versions of
said code modulated reference signal with said second
portion of said prefix comprises means for converting
samples of the waveform of said second portion to digi-
tal form a number of times for each subcarrier cycle of
10
 said waveform, and adding on subtracting a given sam-
ple in digital form to a number of accumulated values
corresponding to said plurality of phase displaced ver-
sions of said code modulated reference signal accord-
, ing to whether or not the signs of said plurality of phase
displaced versions of said code modulated reference
signal are positive or negative at the time of said given
samples, whereby after a number of cycles of said
waveform over an integral number of fixed code se-
20 quences, the largest accumulated value produced is
said largest code correlation value.
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